ISSN (Online) : 2456 - 0774

Email : ijasret@gmail.com

ISSN (Online) 2456 - 0774

ANALYSIS OF 8-BIT VEDIC MULTIPLIER USING HIGHSPEED CLA ADDER

Abstract

Abstract: This research work proposes the Vedic multiplier architecture with different carry look ahead adders like regularcarry look ahead adder (RCLA), block carry look ahead adder (BCLA), factorized regular carry look ahead adder(FRCLA), factorized block carry look ahead adder (FBCLA). The Vedic multipliers architecture was designed andsynthesized using Xilinx ISE Design suite. Initially the Vedic multiplier was implemented using regular carry look aheadadder and replaced with other adders and the synthesis parameters were compared. After the comparison we have observedthat the FRCLA is the best one in terms of area and BCLA is the best one in terms of delay

Full Text PDF

IMPORTANT DATES 

Submit paper at ijasret@gmail.com

Paper Submission Open For April  20212
UGC indexed in (Old UGC) 2017
Last date for paper submission 30th April, 2022
Deadline Submit Paper any time
Publication of Paper Within 01-02 Days after completing all the formalities
Paper Submission Open For Publication /online Conference 
Publication Fees  
Free for PR Students